Files
Thomas Gleixner 0f1719a2ba genirq: Make handle_enforce_irqctx() unconditionally available
[ Upstream commit 8d187a77f0 ]

Commit 1b57d91b96 ("irqchip/gic-v2, v3: Prevent SW resends entirely")
sett the flag which enforces interrupt handling in interrupt context and
prevents software base resends for ARM GIC v2/v3.

But it missed that the helper function which checks the flag was hidden
behind CONFIG_GENERIC_PENDING_IRQ, which is not set by ARM[64].

Make the helper unconditionally available so that the enforcement actually
works.

Fixes: 1b57d91b96 ("irqchip/gic-v2, v3: Prevent SW resends entirely")
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Link: https://lore.kernel.org/all/20241210101811.497716609@linutronix.de
Signed-off-by: Sasha Levin <sashal@kernel.org>
2025-02-21 13:48:57 +01:00
..
2021-03-22 04:23:14 +01:00
2022-01-22 08:33:37 +02:00
2021-05-17 20:01:35 +02:00