Split the RZ/A1 GR-PEACH defconfig into board-specific defconfig and common RZ/A1 SoC defconfig. This is a preparatory patch for new RZ/A1 boards, no functional change. Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
56 lines
1.2 KiB
Plaintext
56 lines
1.2 KiB
Plaintext
CONFIG_ARCH_CPU_INIT=y
|
|
CONFIG_SYS_MALLOC_LEN=0x100000
|
|
CONFIG_SYS_MALLOC_F_LEN=0x400
|
|
# CONFIG_BOARD_EARLY_INIT_F is not set
|
|
# CONFIG_CMD_ELF is not set
|
|
# CONFIG_DISPLAY_CPUINFO is not set
|
|
# CONFIG_EFI_LOADER is not set
|
|
# CONFIG_MMC is not set
|
|
CONFIG_BITBANGMII=y
|
|
CONFIG_BOOTARGS="ignore_loglevel"
|
|
CONFIG_BOOTDELAY=3
|
|
CONFIG_CMD_CACHE=y
|
|
CONFIG_CMD_DHCP=y
|
|
CONFIG_CMD_FAT=y
|
|
CONFIG_CMD_FS_GENERIC=y
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_MII=y
|
|
CONFIG_CMD_PING=y
|
|
CONFIG_CMD_SNTP=y
|
|
CONFIG_CMD_USB=y
|
|
CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x20900000
|
|
CONFIG_DM_ETH_PHY=y
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_DM_REGULATOR=y
|
|
CONFIG_DM_REGULATOR_FIXED=y
|
|
CONFIG_DM_SPI=y
|
|
CONFIG_ENV_OVERWRITE=y
|
|
CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
|
|
CONFIG_HUSH_PARSER=y
|
|
CONFIG_LED=y
|
|
CONFIG_LED_GPIO=y
|
|
CONFIG_MAC_PARTITION=y
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
|
CONFIG_NR_DRAM_BANKS=1
|
|
CONFIG_OF_CONTROL=y
|
|
CONFIG_OF_LIBFDT_OVERLAY=y
|
|
CONFIG_PHY_SMSC=y
|
|
CONFIG_PINCTRL=y
|
|
CONFIG_RENESAS_OSTM_TIMER=y
|
|
CONFIG_RENESAS_RPC_SPI=y
|
|
CONFIG_RZA1=y
|
|
CONFIG_RZA1_GPIO=y
|
|
CONFIG_SCIF_CONSOLE=y
|
|
CONFIG_SH_ETHER=y
|
|
CONFIG_SPI=y
|
|
CONFIG_SYS_CBSIZE=256
|
|
CONFIG_SYS_CLK_FREQ=66666666
|
|
CONFIG_SYS_LOAD_ADDR=0x20400000
|
|
CONFIG_SYS_MONITOR_LEN=524288
|
|
CONFIG_SYS_PBSIZE=256
|
|
CONFIG_TIMER=y
|
|
CONFIG_USB=y
|
|
CONFIG_USB_R8A66597_HCD=y
|
|
CONFIG_USB_STORAGE=y
|
|
CONFIG_USE_BOOTARGS=y
|