michael/zephyr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

intel_adsp: remove cavs15 platform

Browse Source 
Support for this platform was removed in SOF.

Signed-off-by: Anas Nashif <anas.nashif@intel.com>
This commit is contained in:
Anas Nashif
2023-04-05 20:58:08 +00:00
committed by Carles Cufí
parent 482c94819f
commit 2191b16c4b
8 changed files with 0 additions and 150 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
boards/xtensa/intel_adsp_cavs15/Kconfig.board
View File

@@ -1,8 +0,0 @@
# Xtensa board configuration
# Copyright (c) 2019 Intel Corporation
# SPDX-License-Identifier: Apache-2.0
config BOARD_INTEL_ADSP_CAVS15
bool "Intel ADSP CAVS 1.5"
depends on SOC_SERIES_INTEL_ADSP_CAVS

38
boards/xtensa/intel_adsp_cavs15/Kconfig.defconfig
View File

@@ -1,38 +0,0 @@
# Copyright (c) 2019 Intel Corporation
#
# SPDX-License-Identifier: Apache-2.0
if BOARD_INTEL_ADSP_CAVS15
config BOARD
default "intel_adsp_cavs15"
config CAVS_ICTL_0_OFFSET
default 6
config CAVS_ICTL_1_OFFSET
default 10
config CAVS_ICTL_2_OFFSET
default 13
config CAVS_ICTL_3_OFFSET
default 16
config 2ND_LVL_INTR_00_OFFSET
default CAVS_ICTL_0_OFFSET
config 2ND_LVL_INTR_01_OFFSET
default CAVS_ICTL_1_OFFSET
config 2ND_LVL_INTR_02_OFFSET
default CAVS_ICTL_2_OFFSET
config 2ND_LVL_INTR_03_OFFSET
default CAVS_ICTL_3_OFFSET
config MAX_IRQ_PER_AGGREGATOR
default 32
config NUM_2ND_LEVEL_AGGREGATORS
default 4
config 2ND_LVL_ISR_TBL_OFFSET
default 21
config CAVS_ISR_TBL_OFFSET
default 2ND_LVL_ISR_TBL_OFFSET
endif # BOARD_INTEL_ADSP_CAVS15

14
boards/xtensa/intel_adsp_cavs15/board.cmake
View File

@@ -1,14 +0,0 @@
# SPDX-License-Identifier: Apache-2.0
if($ENV{CAVS_OLD_FLASHER})
board_set_flasher_ifnset(misc-flasher)
board_finalize_runner_args(misc-flasher)
endif()
board_set_flasher_ifnset(intel_adsp)
set(RIMAGE_SIGN_KEY otc_private_key.pem)
board_set_rimage_target(apl)
include(${ZEPHYR_BASE}/boards/common/intel_adsp.board.cmake)

34
boards/xtensa/intel_adsp_cavs15/doc/index.rst
View File

@@ -1,34 +0,0 @@
.. _intel_adsp_cavs15:
Intel ADSP CAVS 1.5
###################
Overview
********
This board configuration is used to run Zephyr on the Intel CAVS 1.5 Audio DSP.
This configuration is present, for example, on Intel `Apollo Lake`_ microprocessors.
Refer to :ref:`intel_adsp_generic` for more details on Intel ADSP ACE and CAVS.
System requirements
*******************
Xtensa Toolchain
----------------
If you choose to build with the Xtensa toolchain instead of the Zephyr SDK, set
the following environment variables specific to the board in addition to the
Xtensa toolchain environment variables listed in :ref:`intel_adsp_generic`.
.. code-block:: shell
export TOOLCHAIN_VER=RG-2017.8-linux
export XTENSA_CORE=X4H3I16w2D48w3a_2017_8
Programming and Debugging
*************************
Refer to :ref:`intel_adsp_generic` for generic instructions on programming and
debugging applicable to all CAVS and ACE platforms.
.. _Apollo Lake: https://www.intel.com/content/www/us/en/products/platforms/details/apollo-lake.html

19
boards/xtensa/intel_adsp_cavs15/intel_adsp_cavs15.dts
View File

@@ -1,19 +0,0 @@
/*
* Copyright (c) 2019 Intel Corporation
*
* SPDX-License-Identifier: Apache-2.0
*/
/dts-v1/;
#include <intel/intel_adsp_cavs15.dtsi>
/ {
model = "intel_adsp_cavs15";
compatible = "intel";
chosen {
zephyr,sram = &sram0;
zephyr,console = &mem_window3;
};
};

11
boards/xtensa/intel_adsp_cavs15/intel_adsp_cavs15.yaml
View File

@@ -1,11 +0,0 @@
identifier: intel_adsp_cavs15
name: cAVS 1.5 Audio DSP (converged Audio Voice and Speech)
type: mcu
arch: xtensa
toolchain:
- xcc
- zephyr
testing:
ignore_tags:
- net
- bluetooth

20
boards/xtensa/intel_adsp_cavs15/intel_adsp_cavs15_defconfig
View File

@@ -1,20 +0,0 @@
# SPDX-License-Identifier: Apache-2.0
CONFIG_MAIN_STACK_SIZE=2048
CONFIG_SOC_INTEL_CAVS_V15=y
CONFIG_SOC_SERIES_INTEL_ADSP_CAVS=y
CONFIG_BOARD_INTEL_ADSP_CAVS15=y
CONFIG_GEN_ISR_TABLES=y
CONFIG_GEN_IRQ_VECTOR_TABLE=n
CONFIG_XTENSA_RESET_VECTOR=y
CONFIG_XTENSA_USE_CORE_CRT1=y
CONFIG_MULTI_LEVEL_INTERRUPTS=y
CONFIG_2ND_LEVEL_INTERRUPTS=y
CONFIG_BUILD_OUTPUT_BIN=n
CONFIG_CLEANUP_INTERMEDIATE_FILES=y

6
boards/xtensa/intel_adsp_cavs15/pre_dt_board.cmake
View File

@@ -1,6 +0,0 @@
# Copyright (c) 2022 Intel Corporation
# SPDX-License-Identifier: Apache-2.0
# Suppress "unique_unit_address_if_enabled" to handle the following overlaps:
# - dmic0: dmic0@10000 & dmic1: dmic1@10000
list(APPEND EXTRA_DTC_FLAGS "-Wno-unique_unit_address_if_enabled")