michael/zephyr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

boards: arm64: intel_socfpga_agilex5_socdk: move to HWMv2

Browse Source 
Move and convert to HWMv2 `intel_socfpga_agilex5_socdk`
board configuration.

Signed-off-by: Dmitrii Golovanov <dmitrii.golovanov@intel.com>
This commit is contained in:
Dmitrii Golovanov
2024-02-13 00:18:38 +01:00
committed by Carles Cufi
parent 8c253a99fc
commit 8a85c07799
9 changed files with 21 additions and 22 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
boards/boards_legacy/arm64/intel_socfpga_agilex5_socdk/Kconfig.board
View File

@@ -1,7 +0,0 @@
# Copyright (c) 2022 Intel Corporation
# SPDX-License-Identifier: Apache-2.0
config BOARD_INTEL_SOCFPGA_AGILEX5_SOCDK
bool "Intel SoC FPGA Development Kit (Agilex5)"
select HAS_COVERAGE_SUPPORT
depends on SOC_AGILEX5

9
boards/boards_legacy/arm64/intel_socfpga_agilex5_socdk/Kconfig.defconfig
View File

@@ -1,9 +0,0 @@
# Copyright (c) 2022 Intel Corporation
# SPDX-License-Identifier: Apache-2.0
config BOARD
default "intel_socfpga_agilex5_socdk"
depends on BOARD_INTEL_SOCFPGA_AGILEX5_SOCDK
config MAX_THREAD_BYTES
default 5

8
boards/intel/intel_socfpga_agilex5_socdk/Kconfig.defconfig Normal file
View File

@@ -0,0 +1,8 @@
# Copyright (c) 2022-2024 Intel Corporation
# SPDX-License-Identifier: Apache-2.0
config HAS_COVERAGE_SUPPORT
default y
config MAX_THREAD_BYTES
default 5

7
boards/intel/intel_socfpga_agilex5_socdk/Kconfig.intel_socfpga_agilex5_socdk Normal file
View File

@@ -0,0 +1,7 @@
# Copyright (c) 2022-2024 Intel Corporation
# SPDX-License-Identifier: Apache-2.0
config BOARD_INTEL_SOCFPGA_AGILEX5_SOCDK
select SOC_AGILEX5
help
Intel SoC FPGA Development Kit (Agilex5)

4
boards/intel/intel_socfpga_agilex5_socdk/board.yml Normal file
View File

@@ -0,0 +1,4 @@
board:
name: intel_socfpga_agilex5_socdk
socs:
- name: intel_socfpga_agilex5

2
boards/boards_legacy/arm64/intel_socfpga_agilex5_socdk/doc/index.rst → boards/intel/intel_socfpga_agilex5_socdk/doc/index.rst
View File

@@ -45,7 +45,7 @@ hardware features:
NOTE: TODO, more details on dev kit will be updated as and when available.
The default configuration can be found in the defconfig file:
`boards/arm64/intel_socfpga_agilex5_socdk/intel_socfpga_agilex5_socdk_defconfig`
`boards/intel/intel_socfpga_agilex5_socdk/intel_socfpga_agilex5_socdk_defconfig`
Programming and Debugging
*************************

0
boards/boards_legacy/arm64/intel_socfpga_agilex5_socdk/intel_socfpga_agilex5_socdk.dts → boards/intel/intel_socfpga_agilex5_socdk/intel_socfpga_agilex5_socdk.dts
View File

0
boards/boards_legacy/arm64/intel_socfpga_agilex5_socdk/intel_socfpga_agilex5_socdk.yaml → boards/intel/intel_socfpga_agilex5_socdk/intel_socfpga_agilex5_socdk.yaml
View File

6
boards/boards_legacy/arm64/intel_socfpga_agilex5_socdk/intel_socfpga_agilex5_socdk_defconfig → boards/intel/intel_socfpga_agilex5_socdk/intel_socfpga_agilex5_socdk_defconfig
View File

@@ -1,14 +1,10 @@
# Copyright (c) 2023 Intel Corporation
# Copyright (c) 2023-2024 Intel Corporation
# SPDX-License-Identifier: Apache-2.0
# The Zephyr build from this defconfig is expected to boot from
# Intel Arm Trusted Firmware (ATF).
# Boot Flow is: ATF BL21 -> ATF BL31 -> Zephyr
CONFIG_SOC_SERIES_AGILEX5=y
CONFIG_SOC_AGILEX5=y
CONFIG_BOARD_INTEL_SOCFPGA_AGILEX5_SOCDK=y
# Compiler Options
CONFIG_FORTIFY_SOURCE_RUN_TIME=y