michael/zephyr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

soc: board: intel_socfpga_std: Align names to 'Cyclone V'

Browse Source 
Align all names to `cyclonev` instead of using `cyclone5`.

Signed-off-by: Dmitrii Golovanov <dmitrii.golovanov@intel.com>
This commit is contained in:
Dmitrii Golovanov
2024-02-19 22:50:05 +01:00
committed by Carles Cufi
parent 402366117a
commit 8dc2b911f6
7 changed files with 12 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
boards/intel/intel_socfpga_std/cyclonev_socdk/Kconfig.cyclonev_socdk
View File

@@ -2,6 +2,6 @@
# SPDX-License-Identifier: Apache-2.0
config BOARD_CYCLONEV_SOCDK
select SOC_CYCLONE5
select SOC_CYCLONEV
help
Intel Cyclone V Development Kit

4
boards/intel/intel_socfpga_std/cyclonev_socdk/cyclonev_socdk.dts
View File

@@ -6,12 +6,12 @@
* this file is based on the GSRD DTS for Linux
*/
#include "intel_socfpga_std/socfpga_cyclone5.dtsi"
#include "intel_socfpga_std/socfpga_cyclonev.dtsi"
#include <zephyr/dt-bindings/gpio/gpio.h>
/ {
model = "Altera SOCFPGA Cyclone V SoC Development Kit";
compatible = "altr,socfpga-cyclone5-socdk", "altr,socfpga-cyclone5", "altr,socfpga";
compatible = "altr,socfpga-cyclonev-socdk", "altr,socfpga-cyclonev", "altr,socfpga";
ddr0: memory@0 {
name = "memory";

0
dts/arm/intel_socfpga_std/socfpga_cyclone5.dtsi → dts/arm/intel_socfpga_std/socfpga_cyclonev.dtsi
View File

2
soc/intel/intel_socfpga_std/cyclonev/Kconfig
View File

@@ -1,7 +1,7 @@
# Copyright (c) 2022-2024 Intel Corporation
# SPDX-License-Identifier: Apache-2.0
config SOC_SERIES_CYCLONE5
config SOC_SERIES_CYCLONEV
select ARM
select CPU_CORTEX_A9
select ARM_ARCH_TIMER_ERRATUM_740657 if ARM_ARCH_TIMER

2
soc/intel/intel_socfpga_std/cyclonev/Kconfig.defconfig.cyclonev
View File

@@ -1,7 +1,7 @@
# Copyright (c) 2022-2024 Intel Corporation
# SPDX-License-Identifier: Apache-2.0
if SOC_CYCLONE5
if SOC_CYCLONEV
config NUM_IRQS
int

4
soc/intel/intel_socfpga_std/cyclonev/Kconfig.defconfig.series
View File

@@ -1,8 +1,8 @@
# Copyright (c) 2022-2024 Intel Corporation
# SPDX-License-Identifier: Apache-2.0
if SOC_SERIES_CYCLONE5
if SOC_SERIES_CYCLONEV
rsource "Kconfig.defconfig.cyclonev*"
endif # SOC_SERIES_CYCLONE5
endif # SOC_SERIES_CYCLONEV

10
soc/intel/intel_socfpga_std/cyclonev/Kconfig.soc
View File

@@ -1,20 +1,20 @@
# Copyright (c) 2021-2024 Intel Corporation
# SPDX-License-Identifier: Apache-2.0
config SOC_SERIES_CYCLONE5
config SOC_SERIES_CYCLONEV
bool
select SOC_FAMILY_INTEL_SOCFPGA_STD
help
Intel SoC FPGA Cyclone V Series
config SOC_SERIES
default "cyclonev" if SOC_SERIES_CYCLONE5
default "cyclonev" if SOC_SERIES_CYCLONEV
config SOC_CYCLONE5
config SOC_CYCLONEV
bool
select SOC_SERIES_CYCLONE5
select SOC_SERIES_CYCLONEV
help
Intel SoC FPGA Cyclone V
config SOC
default "intel_socfpga_std_cyclonev" if SOC_CYCLONE5
default "intel_socfpga_std_cyclonev" if SOC_CYCLONEV