soc: arm64: intel_socfpga: Move and convert to HWMv2
Move and convert soc/arm64/intel_socfpga SoC family `intel_socfpga` configuration to HWMv2 with its SoC series: `agilex` and `agilex5` and related SoCs: `intel_socfpga_agilex` and `intel_socfpga_agilex5`. Signed-off-by: Dmitrii Golovanov <dmitrii.golovanov@intel.com>
This commit is contained in:
committed by
Carles Cufi
parent
7c8b7a153b
commit
ab883b8019
8
soc/intel/intel_socfpga/Kconfig
Normal file
8
soc/intel/intel_socfpga/Kconfig
Normal file
@@ -0,0 +1,8 @@
|
||||
# Copyright (c) 2021-2024 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
if SOC_FAMILY_INTEL_SOCFPGA
|
||||
|
||||
rsource "*/Kconfig"
|
||||
|
||||
endif # SOC_FAMILY_INTEL_SOCFPGA
|
||||
8
soc/intel/intel_socfpga/Kconfig.defconfig
Normal file
8
soc/intel/intel_socfpga/Kconfig.defconfig
Normal file
@@ -0,0 +1,8 @@
|
||||
# Copyright (c) 2021-2024 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
if SOC_FAMILY_INTEL_SOCFPGA
|
||||
|
||||
rsource "*/Kconfig.defconfig.series"
|
||||
|
||||
endif # SOC_FAMILY_INTEL_SOCFPGA
|
||||
10
soc/intel/intel_socfpga/Kconfig.soc
Normal file
10
soc/intel/intel_socfpga/Kconfig.soc
Normal file
@@ -0,0 +1,10 @@
|
||||
# Copyright (c) 2021-2024 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
config SOC_FAMILY_INTEL_SOCFPGA
|
||||
bool
|
||||
|
||||
config SOC_FAMILY
|
||||
default "intel_socfpga" if SOC_FAMILY_INTEL_SOCFPGA
|
||||
|
||||
rsource "*/Kconfig.soc"
|
||||
6
soc/intel/intel_socfpga/agilex/Kconfig
Normal file
6
soc/intel/intel_socfpga/agilex/Kconfig
Normal file
@@ -0,0 +1,6 @@
|
||||
# Copyright (c) 2021-2024 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
config SOC_SERIES_AGILEX
|
||||
select ARM64
|
||||
select CPU_CORTEX_A53
|
||||
@@ -1,11 +1,8 @@
|
||||
# Copyright (c) 2021 Intel Corporation
|
||||
# Copyright (c) 2021-2024 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
if SOC_AGILEX
|
||||
|
||||
config SOC
|
||||
default "intel_socfpga_agilex"
|
||||
|
||||
# must be >= the highest interrupt number used
|
||||
# - include the UART interrupts 173 or 204
|
||||
config NUM_IRQS
|
||||
8
soc/intel/intel_socfpga/agilex/Kconfig.defconfig.series
Normal file
8
soc/intel/intel_socfpga/agilex/Kconfig.defconfig.series
Normal file
@@ -0,0 +1,8 @@
|
||||
# Copyright (c) 2021-2024 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
if SOC_SERIES_AGILEX
|
||||
|
||||
rsource "Kconfig.defconfig.agilex*"
|
||||
|
||||
endif # SOC_SERIES_AGILEX
|
||||
20
soc/intel/intel_socfpga/agilex/Kconfig.soc
Normal file
20
soc/intel/intel_socfpga/agilex/Kconfig.soc
Normal file
@@ -0,0 +1,20 @@
|
||||
# Copyright (c) 2021-2024 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
config SOC_SERIES_AGILEX
|
||||
bool
|
||||
select SOC_FAMILY_INTEL_SOCFPGA
|
||||
help
|
||||
Intel SoC FPGA Agilex Series
|
||||
|
||||
config SOC_SERIES
|
||||
default "agilex" if SOC_SERIES_AGILEX
|
||||
|
||||
config SOC_AGILEX
|
||||
bool
|
||||
select SOC_SERIES_AGILEX
|
||||
help
|
||||
Intel SoC FPGA Agilex
|
||||
|
||||
config SOC
|
||||
default "intel_socfpga_agilex" if SOC_AGILEX
|
||||
6
soc/intel/intel_socfpga/agilex5/Kconfig
Normal file
6
soc/intel/intel_socfpga/agilex5/Kconfig
Normal file
@@ -0,0 +1,6 @@
|
||||
# Copyright (c) 2022-2024 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
config SOC_SERIES_AGILEX5
|
||||
select ARM64
|
||||
select CPU_CORTEX_A76_A55
|
||||
@@ -1,11 +1,8 @@
|
||||
# Copyright (c) 2022 Intel Corporation
|
||||
# Copyright (c) 2022-2024 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
if SOC_AGILEX5
|
||||
|
||||
config SOC
|
||||
default "intel_socfpga_agilex5"
|
||||
|
||||
# must be >= the highest interrupt number used
|
||||
# - include the UART interrupts 173 or 204
|
||||
config NUM_IRQS
|
||||
8
soc/intel/intel_socfpga/agilex5/Kconfig.defconfig.series
Normal file
8
soc/intel/intel_socfpga/agilex5/Kconfig.defconfig.series
Normal file
@@ -0,0 +1,8 @@
|
||||
# Copyright (c) 2022-2024 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
if SOC_SERIES_AGILEX5
|
||||
|
||||
rsource "Kconfig.defconfig.agilex5*"
|
||||
|
||||
endif # SOC_SERIES_AGILEX5
|
||||
20
soc/intel/intel_socfpga/agilex5/Kconfig.soc
Normal file
20
soc/intel/intel_socfpga/agilex5/Kconfig.soc
Normal file
@@ -0,0 +1,20 @@
|
||||
# Copyright (c) 2022-2024 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
config SOC_SERIES_AGILEX5
|
||||
bool
|
||||
select SOC_FAMILY_INTEL_SOCFPGA
|
||||
help
|
||||
Intel SoC FPGA Agilex5 Series
|
||||
|
||||
config SOC_SERIES
|
||||
default "agilex5" if SOC_SERIES_AGILEX5
|
||||
|
||||
config SOC_AGILEX5
|
||||
bool
|
||||
select SOC_SERIES_AGILEX5
|
||||
help
|
||||
Intel SoC FPGA Agilex5
|
||||
|
||||
config SOC
|
||||
default "intel_socfpga_agilex5" if SOC_AGILEX5
|
||||
9
soc/intel/intel_socfpga/soc.yml
Normal file
9
soc/intel/intel_socfpga/soc.yml
Normal file
@@ -0,0 +1,9 @@
|
||||
family:
|
||||
- name: intel_socfpga
|
||||
series:
|
||||
- name: agilex
|
||||
socs:
|
||||
- name: intel_socfpga_agilex
|
||||
- name: agilex5
|
||||
socs:
|
||||
- name: intel_socfpga_agilex5
|
||||
@@ -1,13 +0,0 @@
|
||||
# Copyright (c) 2021 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
config SOC_FAMILY_INTEL_SOCFPGA
|
||||
bool
|
||||
|
||||
if SOC_FAMILY_INTEL_SOCFPGA
|
||||
config SOC_FAMILY
|
||||
string
|
||||
default "intel_socfpga"
|
||||
|
||||
source "soc/soc_legacy/arm64/intel_socfpga/*/Kconfig.soc"
|
||||
endif
|
||||
@@ -1,4 +0,0 @@
|
||||
# Copyright (c) 2021 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
source "soc/soc_legacy/arm64/intel_socfpga/*/Kconfig.defconfig.series"
|
||||
@@ -1,4 +0,0 @@
|
||||
# Copyright (c) 2021 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
source "soc/soc_legacy/arm64/intel_socfpga/*/Kconfig.series"
|
||||
@@ -1,11 +0,0 @@
|
||||
# Copyright (c) 2021 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
if SOC_SERIES_AGILEX
|
||||
|
||||
config SOC_SERIES
|
||||
default "agilex"
|
||||
|
||||
source "soc/soc_legacy/arm64/intel_socfpga/agilex/Kconfig.defconfig.agilex*"
|
||||
|
||||
endif # SOC_SERIES_AGILEX
|
||||
@@ -1,10 +0,0 @@
|
||||
# Copyright (c) 2021 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
config SOC_SERIES_AGILEX
|
||||
bool "Intel SoC FPGA Agilex Series"
|
||||
select ARM64
|
||||
select CPU_CORTEX_A53
|
||||
select SOC_FAMILY_INTEL_SOCFPGA
|
||||
help
|
||||
Enable support for Intel SoC FPGA Series
|
||||
@@ -1,10 +0,0 @@
|
||||
# Copyright (c) 2021 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
choice
|
||||
prompt "Intel SoC FPGA Agilex"
|
||||
depends on SOC_SERIES_AGILEX
|
||||
|
||||
config SOC_AGILEX
|
||||
bool "Intel SoC FPGA Agilex"
|
||||
endchoice
|
||||
@@ -1,11 +0,0 @@
|
||||
# Copyright (c) 2022 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
if SOC_SERIES_AGILEX5
|
||||
|
||||
config SOC_SERIES
|
||||
default "agilex5"
|
||||
|
||||
source "soc/soc_legacy/arm64/intel_socfpga/agilex5/Kconfig.defconfig.agilex5*"
|
||||
|
||||
endif # SOC_SERIES_AGILEX5
|
||||
@@ -1,10 +0,0 @@
|
||||
# Copyright (c) 2022 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
config SOC_SERIES_AGILEX5
|
||||
bool "Intel SoC FPGA Agilex5 Series"
|
||||
select ARM64
|
||||
select CPU_CORTEX_A76_A55
|
||||
select SOC_FAMILY_INTEL_SOCFPGA
|
||||
help
|
||||
Enable support for Intel SoC FPGA Series
|
||||
@@ -1,10 +0,0 @@
|
||||
# Copyright (c) 2022 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
choice
|
||||
prompt "Intel SoC FPGA Agilex5"
|
||||
depends on SOC_SERIES_AGILEX5
|
||||
|
||||
config SOC_AGILEX5
|
||||
bool "Intel SoC FPGA Agilex5"
|
||||
endchoice
|
||||
Reference in New Issue
Block a user