michael/zephyr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

soc: telink_tlsr: Port to HWMv2

Browse Source 
Ports the SoC configuration to hardware model version 2

Signed-off-by: Jamie McCrae <jamie.mccrae@nordicsemi.no>
This commit is contained in:
Jamie McCrae
2024-02-16 09:06:30 +00:00
committed by Carles Cufi
parent 9131540109
commit c579770e1d
21 changed files with 61 additions and 54 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
soc/soc_legacy/riscv/telink_tlsr/Kconfig.soc
View File

@@ -1,4 +0,0 @@
# Copyright (c) 2024 Nordic Semiconductor ASA
# SPDX-License-Identifier: Apache-2.0
source "soc/soc_legacy/riscv/telink_tlsr/*/Kconfig.series"

5
soc/soc_legacy/riscv/telink_tlsr/tlsr951x/Kconfig.defconfig.tlsr9518
View File

@@ -1,5 +0,0 @@
# Copyright (c) 2024 Nordic Semiconductor ASA
# SPDX-License-Identifier: Apache-2.0
config SOC
default "tlsr9518" if SOC_TELINK_TLSR9518

23
soc/soc_legacy/riscv/telink_tlsr/tlsr951x/Kconfig.soc
View File

@@ -1,23 +0,0 @@
# Copyright (c) 2021 Telink Semiconductor
# SPDX-License-Identifier: Apache-2.0
if SOC_SERIES_TELINK_TLSR951X
choice
prompt "Telink TLSR951X SoC implementation"
config SOC_TELINK_TLSR9518
bool "Telink TLSR9518"
endchoice
config TELINK_B91_HWDSP
bool "Support Hardware DSP"
select RISCV_SOC_CONTEXT_SAVE
config TELINK_B91_PFT_ARCH
bool "Support performance throttling"
default y
select RISCV_SOC_CONTEXT_SAVE
endif # SOC_SERIES_TELINK_TLSR951X

0
soc/soc_legacy/riscv/telink_tlsr/CMakeLists.txt → soc/telink/tlsr/CMakeLists.txt
View File

6
soc/soc_legacy/riscv/telink_tlsr/Kconfig.defconfig → soc/telink/tlsr/Kconfig
View File

@@ -1,4 +1,8 @@
# Copyright (c) 2024 Nordic Semiconductor ASA
# SPDX-License-Identifier: Apache-2.0
source "soc/soc_legacy/riscv/telink_tlsr/*/Kconfig.defconfig.series"
if SOC_FAMILY_TELINK_TLSR
rsource "*/Kconfig"
endif # SOC_FAMILY_TELINK_TLSR

9
soc/soc_legacy/riscv/telink_tlsr/Kconfig → soc/telink/tlsr/Kconfig.defconfig
View File

@@ -1,15 +1,8 @@
# Copyright (c) 2024 Nordic Semiconductor ASA
# SPDX-License-Identifier: Apache-2.0
config SOC_FAMILY_TELINK_TLSR
bool
if SOC_FAMILY_TELINK_TLSR
config SOC_FAMILY
string
default "telink_tlsr"
source "soc/soc_legacy/riscv/telink_tlsr/*/Kconfig.soc"
rsource "*/Kconfig.defconfig"
endif # SOC_FAMILY_TELINK_TLSR

10
soc/telink/tlsr/Kconfig.soc Normal file
View File

@@ -0,0 +1,10 @@
# Copyright (c) 2024 Nordic Semiconductor ASA
# SPDX-License-Identifier: Apache-2.0
config SOC_FAMILY_TELINK_TLSR
bool
config SOC_FAMILY
default "telink_tlsr" if SOC_FAMILY_TELINK_TLSR
rsource "*/Kconfig.soc"

6
soc/telink/tlsr/soc.yml Normal file
View File

@@ -0,0 +1,6 @@
family:
- name: telink_tlsr
series:
- name: tlsr951x
socs:
- name: tlsr9518

2
soc/soc_legacy/riscv/telink_tlsr/tlsr951x/CMakeLists.txt → soc/telink/tlsr/tlsr951x/CMakeLists.txt
View File

@@ -7,6 +7,8 @@ zephyr_sources(
soc.c
)
zephyr_include_directories(.)
# Force using BFD-LD
zephyr_ld_options(-fuse-ld=bfd)

20
soc/soc_legacy/riscv/telink_tlsr/tlsr951x/Kconfig.series → soc/telink/tlsr/tlsr951x/Kconfig
View File

@@ -1,8 +1,8 @@
# Copyright (c) 2021 Telink Semiconductor
# SPDX-License-Identifier: Apache-2.0
config SOC_SERIES_TELINK_TLSR951X
bool "Telink TLSR951X"
config SOC_SERIES_TLSR951X
bool
select RISCV
select RISCV_ISA_RV32I
select RISCV_ISA_EXT_M
@@ -16,6 +16,16 @@ config SOC_SERIES_TELINK_TLSR951X
select ATOMIC_OPERATIONS_BUILTIN
select CPU_HAS_FPU
select INCLUDE_RESET_VECTOR
select SOC_FAMILY_TELINK_TLSR
help
Enable support for Telink TLSR951X
if SOC_SERIES_TLSR951X
config TELINK_B91_HWDSP
bool "Support Hardware DSP"
select RISCV_SOC_CONTEXT_SAVE
config TELINK_B91_PFT_ARCH
bool "Support performance throttling"
default y
select RISCV_SOC_CONTEXT_SAVE
endif # SOC_SERIES_TLSR951X

10
soc/soc_legacy/riscv/telink_tlsr/tlsr951x/Kconfig.defconfig.series → soc/telink/tlsr/tlsr951x/Kconfig.defconfig
View File

@@ -1,11 +1,7 @@
# Copyright (c) 2021 Telink Semiconductor
# SPDX-License-Identifier: Apache-2.0
if SOC_SERIES_TELINK_TLSR951X
config SOC_SERIES
string
default "tlsr951x"
if SOC_SERIES_TLSR951X
config SYS_CLOCK_HW_CYCLES_PER_SEC
int
@@ -48,6 +44,4 @@ config 2ND_LVL_INTR_00_OFFSET
config HAS_FLASH_LOAD_OFFSET
default y if BOOTLOADER_MCUBOOT
source "soc/soc_legacy/riscv/telink_tlsr/tlsr951x/Kconfig.defconfig.tlsr*"
endif # SOC_SERIES_TELINK_TLSR951X
endif # SOC_SERIES_TLSR951X

20
soc/telink/tlsr/tlsr951x/Kconfig.soc Normal file
View File

@@ -0,0 +1,20 @@
# Copyright (c) 2021 Telink Semiconductor
# SPDX-License-Identifier: Apache-2.0
config SOC_SERIES_TLSR951X
bool
select SOC_FAMILY_TELINK_TLSR
help
Telink TLSR951X
config SOC_TLSR9518
bool
select SOC_SERIES_TLSR951X
help
Telink TLSR9518
config SOC_SERIES
default "tlsr951x" if SOC_SERIES_TLSR951X
config SOC
default "tlsr9518" if SOC_TLSR9518

0
soc/soc_legacy/riscv/telink_tlsr/tlsr951x/init.ld → soc/telink/tlsr/tlsr951x/init.ld
View File

0
soc/soc_legacy/riscv/telink_tlsr/tlsr951x/linker.ld → soc/telink/tlsr/tlsr951x/linker.ld
View File

0
soc/soc_legacy/riscv/telink_tlsr/tlsr951x/pinctrl_soc.h → soc/telink/tlsr/tlsr951x/pinctrl_soc.h
View File

0
soc/soc_legacy/riscv/telink_tlsr/tlsr951x/soc.c → soc/telink/tlsr/tlsr951x/soc.c
View File

0
soc/soc_legacy/riscv/telink_tlsr/tlsr951x/soc.h → soc/telink/tlsr/tlsr951x/soc.h
View File

0
soc/soc_legacy/riscv/telink_tlsr/tlsr951x/soc_context.h → soc/telink/tlsr/tlsr951x/soc_context.h
View File

0
soc/soc_legacy/riscv/telink_tlsr/tlsr951x/soc_irq.S → soc/telink/tlsr/tlsr951x/soc_irq.S
View File

0
soc/soc_legacy/riscv/telink_tlsr/tlsr951x/soc_offsets.h → soc/telink/tlsr/tlsr951x/soc_offsets.h
View File

0
soc/soc_legacy/riscv/telink_tlsr/tlsr951x/start.S → soc/telink/tlsr/tlsr951x/start.S
View File