Initial support for NXP S32K566 M7 & R52: Clock, Pin control, GPIO and Uart Signed-off-by: Dat Nguyen Duy <dat.nguyenduy@nxp.com>
13 lines
398 B
Plaintext
13 lines
398 B
Plaintext
# Copyright 2022-2023, 2025 NXP
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
config PINCTRL_NXP_SIUL2
|
|
bool "Pin controller driver for NXP SIUL2"
|
|
default y
|
|
depends on DT_HAS_NXP_S32ZE_SIUL2_PINCTRL_ENABLED || \
|
|
DT_HAS_NXP_S32K3_SIUL2_PINCTRL_ENABLED || \
|
|
DT_HAS_NXP_S32K5_PINCTRL_ENABLED || \
|
|
DT_HAS_NXP_MCXE31X_SIUL2_PINCTRL_ENABLED
|
|
help
|
|
Enable pin controller driver for NXP SIUL2.
|