Sylvio Alves
b75d67fb1f
soc: esp32c6: enable PMP and define SoC regions
Enable RISC-V PMP for ESP32-C6 and configure appropriate defaults:
- 16 PMP slots available on hardware
- Unlocked global entries for XIP flash execution
- MEM_ATTR subsystem for device tree memory regions
Define SoC-specific PMP regions:
- SoC ROM (0x40000000): libc functions, R+X
- IRAM text: interrupt handlers and critical code, R+X
Signed-off-by: Sylvio Alves <sylvio.alves@espressif.com>
2026-01-13 17:26:48 +01:00
..
2026-01-13 17:26:48 +01:00
2025-12-09 22:40:01 -05:00
2025-12-09 17:09:32 -05:00
2025-12-09 17:09:32 -05:00
2026-01-13 17:26:48 +01:00
2025-12-09 17:09:32 -05:00
2025-12-09 17:09:32 -05:00
2025-12-09 22:40:01 -05:00
2025-09-30 19:37:19 +02:00
2025-06-21 08:19:47 +02:00
2024-09-16 20:17:44 +02:00
2025-03-21 17:05:20 +01:00
2025-08-26 22:07:36 +02:00