1dc9a8aa17
Ports the SoC configuration to hardware model version 2 Signed-off-by: Jamie McCrae <jamie.mccrae@nordicsemi.no>
22 lines
526 B
Plaintext
22 lines
526 B
Plaintext
# EFR32FG1P (Flex Gecko) MCU line
|
|
|
|
# Copyright (c) 2018 Christian Taedcke
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
config SOC_SERIES_EFR32FG1P
|
|
select ARM
|
|
select HAS_SILABS_GECKO
|
|
select HAS_SWO
|
|
select CPU_CORTEX_M4
|
|
select CPU_CORTEX_M_HAS_DWT
|
|
select CPU_HAS_FPU
|
|
select CPU_HAS_ARM_MPU
|
|
select SOC_GECKO_HAS_RADIO
|
|
select SOC_GECKO_HAS_INDIVIDUAL_PIN_LOCATION
|
|
select SOC_GECKO_HAS_HFRCO_FREQRANGE
|
|
select SOC_GECKO_CMU
|
|
select SOC_GECKO_GPIO
|
|
select SOC_GECKO_HAS_ERRATA_RTCC_E201
|
|
select HAS_PM
|
|
select SOC_GECKO_SERIES1
|