Files
zephyr/soc/raspberrypi/rpi_pico/rp2350/Kconfig
Dmitrii Sharshakov 4e0b47a85e soc: raspberrypi: rp2350: imply XIP
Imply XIP from the SoC config to make XIP the default to match the
behaviour between Cortex-M33 and Hazard3 variants.

This fixes cbe6a716d3, which stopped
selecting XIP at the SoC level.

Signed-off-by: Dmitrii Sharshakov <d3dx12.xx@gmail.com>
(cherry picked from commit e3ef835ffe)
2025-12-03 11:02:37 +02:00

67 lines
1.5 KiB
Plaintext

# Raspberry Pi RP235XX MCU line
# Copyright (c) 2024 Andrew Featherstone
# SPDX-License-Identifier: Apache-2.0
config SOC_SERIES_RP2350
select HAS_RPI_PICO
select HAS_SEGGER_RTT if ZEPHYR_SEGGER_MODULE
select SOC_RESET_HOOK
imply XIP
config SOC_RP2350A_HAZARD3
select HAS_FLASH_LOAD_OFFSET
select INCLUDE_RESET_VECTOR
select RISCV
select RISCV_ISA_RV32I
select RISCV_ISA_EXT_M
select RISCV_ISA_EXT_A
select RISCV_ISA_EXT_C
select RISCV_ISA_EXT_ZBA
select RISCV_ISA_EXT_ZBS
select RISCV_ISA_EXT_ZICSR
select RISCV_ISA_EXT_ZIFENCEI
config SOC_RP2350A_M33
select ARM
select ARM_TRUSTZONE_M
select CPU_CORTEX_M_HAS_SYSTICK
select CPU_CORTEX_M_HAS_VTOR
select CPU_CORTEX_M33
select CPU_HAS_ARM_MPU
select CPU_HAS_ARM_SAU
select CPU_HAS_FPU
select ARMV8_M_DSP
config SOC_RP2350B_HAZARD3
select HAS_FLASH_LOAD_OFFSET
select INCLUDE_RESET_VECTOR
select RISCV
select RISCV_ISA_RV32I
select RISCV_ISA_EXT_M
select RISCV_ISA_EXT_A
select RISCV_ISA_EXT_C
select RISCV_ISA_EXT_ZBA
select RISCV_ISA_EXT_ZBS
select RISCV_ISA_EXT_ZICSR
select RISCV_ISA_EXT_ZIFENCEI
config SOC_RP2350B_M33
select ARM
select ARM_TRUSTZONE_M
select CPU_CORTEX_M_HAS_SYSTICK
select CPU_CORTEX_M_HAS_VTOR
select CPU_CORTEX_M33
select CPU_HAS_ARM_MPU
select CPU_HAS_ARM_SAU
select CPU_HAS_FPU
select ARMV8_M_DSP
config RP2_REQUIRES_IMAGE_DEFINITION_BLOCK
bool
default y
depends on SOC_SERIES_RP2350
help
Include an Image Definition Block (IMAGE_DEF) to enable the bootroom in
RP23XX devices to consider this a valid image in flash.