b40bf25e5e
Move soc/gd_gd32 to soc/gd/gd32. Signed-off-by: Gerard Marull-Paretas <gerard@teslabs.com>
27 lines
813 B
C
27 lines
813 B
C
/*
|
|
* Copyright (c) 2022 YuLong Yao <feilongphone@gmail.com>
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#ifndef SOC_ARM_GIGADEVICE_GD32A50X_GD32_REGS_H_
|
|
#define SOC_ARM_GIGADEVICE_GD32A50X_GD32_REGS_H_
|
|
|
|
#include <zephyr/sys/util_macro.h>
|
|
|
|
/* RCU */
|
|
#define RCU_CFG0_OFFSET 0x04U
|
|
#define RCU_AHBEN_OFFSET 0x14U
|
|
#define RCU_APB1EN_OFFSET 0x1CU
|
|
#define RCU_APB2EN_OFFSET 0x18U
|
|
#define RCU_CFG1_OFFSET 0x2CU
|
|
#define RCU_CFG2_OFFSET 0x30U
|
|
|
|
#define RCU_CFG0_AHBPSC_POS 4U
|
|
#define RCU_CFG0_AHBPSC_MSK (BIT_MASK(4) << RCU_CFG0_AHBPSC_POS)
|
|
#define RCU_CFG0_APB1PSC_POS 8U
|
|
#define RCU_CFG0_APB1PSC_MSK (BIT_MASK(3) << RCU_CFG0_APB1PSC_POS)
|
|
#define RCU_CFG0_APB2PSC_POS 11U
|
|
#define RCU_CFG0_APB2PSC_MSK (BIT_MASK(3) << RCU_CFG0_APB2PSC_POS)
|
|
|
|
#endif /* SOC_ARM_GIGADEVICE_GD32A50X_GD32_REGS_H_ */
|