Files
Pieter De Gendt 8402a4f8e5 drivers: gpio: mcux: Fix updating ICR registers without IRQ lock
During configuration the base->ICR1 or base->ICR2 register is written
without an IRQ lock. This can result in unwanted side-effects if the status
bit isn't cleared, or the edge select still needs to be updated.

Signed-off-by: Pieter De Gendt <pieter.degendt@basalte.be>
2026-01-23 13:54:42 +01:00
..
2025-06-27 10:57:20 +02:00
2025-04-25 14:06:18 +02:00
2024-06-22 05:40:22 -04:00
2025-03-25 22:13:01 +01:00
2024-12-06 12:14:37 +01:00
2023-09-25 16:41:17 +02:00
2025-06-27 10:57:20 +02:00
2025-04-25 14:06:18 +02:00
2025-07-01 10:58:54 -10:00
2025-07-01 10:58:54 -10:00
2025-07-01 10:58:54 -10:00
2025-03-25 22:13:01 +01:00
2024-12-06 12:14:37 +01:00